
Cortex-M0+
Interrupts and Exceptions
CPU Activities
(Level 3)
7/30/2025


1

# Interrupts: Where Are We (view 1)?

**Concepts for Single Process** 




# Interrupts: Where Are We (view 2)?



# CORTEX-M0+ INTERRUPT SUPPORT: NVIC AND PM DETAILS

# Nested Vectored Interrupt Controller (NVIC)



 NVIC manages and prioritizes interrupts and exceptions for CPU core

#### Register fields in NVIC


- Enable Allows interrupt to be recognized. 1 bit
- Pending Interrupt requested, not yet serviced. 1 bit
- Priority allows program to prioritize response if both interrupts are requested simultaneously

#### **Details**

- Many sources
  - CPU (Cortex-M0+)
    - Generates requests for vectors 1-15
  - MCU (KL25Z)
    - Generates requests for vectors 16-47
- Exception/Interrupt Priorities
  - Three are fixed priority
    - Reset: -3, highest priority
    - NMI: -2
    - Hard Fault: -1
  - Others have *programmable* priority
    - Cortex-M0+ NVIC supports four levels
    - Two most-significant bits of byte register, other bits read as zero
    - So, 0, 1, 2, 3 translated to 0x00, 0x40, 0x80, 0xC0
    - Cortex-M3, M4, etc. support more levels

Vector Address	Vector #	IRQ	Description
0x0000_0004	1		CPU Reset
0x0000_0008	2		NMI: Non-maskable interrupt
0x0000_000C	3		Hard fault error
0x0000_002C	11		SVCall to supervisor with SVC instruction
0x0000_0038	14		PendSV: System-level service request
0x0000_003C	15		SysTick: System timer tick
0x0000_0040, 44, 48, 4C	16-19	0-3	Direct Memory Access Controller
0x0000_0058	22	6	Power Management Controller
0x0000_005C	23	7	Low Leakage Wake Up
0x0000_0060, 64	24-25	8-9	I2C Communications
0x0000_0068, 6C	26-27	10-11	SPI Communications
0x0000_0070, 74, 78	28-30	12-14	UART Communications
0x0000_007C	31	15	Analog to Digital Converter
0x0000_0080	32	16	Comparator
0x0000_0084, 88, 8C	33-35	17-19	Timers and Pulse-Width Modulation
0x0000_0090, 94	36-37	20-21	Real-Time Clock alarm and seconds
0x0000_0098	38	22	Programmable Interval Timer
0x0000_00A0	40	24	USB On-The-Go
0x0000_00A4	41	25	Digital to Analog Converter
0x0000_00A8	42	26	Touch Sense Interface
0x0000_00AC	43	27	Main Clock Generator
0x0000_00B0	44	28	Low Power Timer
0x0000_00B8	46	30	Port Control Module, Port A pin detect
0x0000_00BC	47	31	Port Control Module, Port D pin detect

#### CMSIS Access Functions for NVIC and PM



# **Priority Masking Bit**

- PM bit is NOT saved or restored by hardware exception response
- Implications? We'll see later

# **NVIC** Registers and State

- Enable Allows interrupt to be recognized
  - Accessed through two registers (set bits for interrupts)
    - Set enable with NVIC\_ISER, clear enable with NVIC\_ICER
  - CMSIS Interface: NVIC\_EnableIRQ(IRQnum), NVIC\_DisableIRQ(IRQnum)
- Pending Interrupt has been requested but is not yet serviced
  - CMSIS: NVIC\_SetPendingIRQ(IRQnum), NVIC\_ClearPendingIRQ(IRQnum)

# **NVIC** Registers and State

Bits	31:30	29:24	23:22	21:16	15:14	13:8	7:6	5:0
IPR0	IRQ3	reserved	IRQ2	reserved	IRQ1	reserved	IRQ0	reserved
IPR1	IRQ7	reserved	IRQ6	reserved	IRQ5	reserved	IRQ4	reserved
IPR2	IRQ11	reserved	IRQ10	reserved	IRQ9	reserved	IRQ8	reserved
IPR3	IRQ15	reserved	IRQ14	reserved	IRQ13	reserved	IRQ12	reserved
IPR4	IRQ19	reserved	IRQ18	reserved	IRQ17	reserved	IRQ16	reserved
IPR5	IRQ23	reserved	IRQ22	reserved	IRQ21	reserved	IRQ20	reserved
IPR6	IRQ27	reserved	IRQ26	reserved	IRQ25	reserved	IRQ24	reserved
IPR7	IRQ31	reserved	IRQ30	reserved	IRQ29	reserved	IRQ28	reserved

Dotaile

- Priority allows program to prioritize response if both interrupts are requested simultaneously
  - IPRO-7 registers: two bits per interrupt source, four interrupt sources per register
  - Set priority to 0 (highest priority), 1, 2 or 3 (lowest)
  - CMSIS: NVIC\_SetPriority(IRQnum, priority)


#### Prioritization

- Exceptions are prioritized to order the response simultaneous requests (smaller number
  - = higher priority)
- Priorities of some exceptions are fixed
  - Reset: -3, highest priority
  - NMI: -2
  - Hard Fault: -1
- Priorities of other (peripheral) exceptions are adjustable
  - Value is stored in the interrupt priority register (IPRO-7)
  - 0x00
  - 0x40
  - **0**8x0
  - 0xC0

# DETAILS: ENTERING AN EXCEPTION HANDLER

# **Exception Processing States**

- Inactive
- Pending
- Active
- Active and Pending



# What If ...? Special Cases of Prioritization

- New exception requested while current handler is executing?
  - New priority higher than current priority?
    - New exception handler preempts current handler
    - Stacks registers, Executes new handler, unstacks registers
    - Resumes current handler
  - New priority lower than or equal to current priority?
    - New exception held in pending state
    - Current handler continues and completes execution
    - New exception handler executes
    - Registers unstacked
- Simultaneous exception requests with same priority?
  - Lowest exception type number is serviced first
- Special features improve response time, covered later
  - Late Arrival
  - Tail Chaining

# **CPU's Hardwired Exception Processing**


- 1. Finish current instruction (except for lengthy instructions)
- 2. Push context (8 32-bit words) onto current stack (MSP or PSP)
  - xPSR, Return address, LR (R14), R12, R3, R2, R1, R0
- 3. Switch to handler/privileged mode, use MSP
- 4. Load PC with address of exception handler
- Load LR with EXC\_RETURN code
- Load IPSR with exception number
- Start executing code of exception handler

Usually 15 cycles from exception request to execution of first instruction in handler (assuming fast memory without wait states)

#### 1. Finish Current Instruction


- Most instructions are short and finish quickly
- Some instructions may take many cycles to execute
  - Load Multiple (LDM), Store Multiple (STM), Push, Pop, MULS (32 cycles for some CPU core implementations)
- This will delay interrupt response significantly
- If one of these is executing when the interrupt is requested, the processor:
  - abandons the instruction
  - responds to the interrupt
  - executes the ISR
  - returns from interrupt
  - restarts the abandoned instruction

#### 2. Push Context onto Current Stack




- Two SPs: Main (MSP), process (PSP)
- Which is active depends on operating mode, CONTROL register bit 1
- Stack
  - Full: SP points to a location currently holding data
  - Descending: grows toward smaller addresses

Context Saved on Stack




# 3. Switch to Handler/Privileged Mode

Handler mode always uses Main SP



Handler and Privileged Mode



# Update IPSR with Exception Number



#### 4. Load PC With Address Of Exception Handler

**Memory Contents** Memory Address Reset Interrupt Service Routine start Port D ISR PORTD\_IRQHandler 0x0000\_0125 Port A ISR PORTA\_IRQHandler Non-maskable Interrupt Service Routine NMI\_IRQHandler Port D Interrupt Vector 0x0000\_00BC PORTD\_IRQHandler 0x0000\_00B8  $0x0000_{-}0125$  (PORTA\_IRQHandler) Port A Interrupt Vector Non-Maskable Interrupt Vector 0x0000\_0008 NMI\_IRQHandler 0x0000\_0004 Reset Interrupt Vector start

Exception (and Interrupt)
Vector Table


### Can Examine Vector Table With Debugger

Exception number	IRQ number	Vector	Offset	
16+n	n	IRQn	0.40.4	
			0x40+4n	
	إ		<u></u>	
•				
18	2	IRQ2	040	
17	1	IRQ1	0x48	
16	0	IRQ0	0x44	
15	-1	SysTick, if implemented	0x40	
14	-2	PendSV	0x3C	
13		Descried	0x38	
12		Reserved		
11	<b>–</b> 5	SVCall	026	
10			0x2C	
9				
8				
7		Reserved		
6				
5				
4			0::10	
3	-13	HardFault	0x10 0x0C	
2	-14	NMI		
1		Reset	0x08	
		Initial SP value	0x04	
	ı		0x00	

Disassembly			
0x000000B0	00E7	DCW	0x00E7
0x000000B2	0000	DCW	0x0000
0x000000B4	00E7	DCW	0x00E7
0x000000B6	0000	DCW	0x0000
0x000000B8	00E7	DCW	0x00E7
0x000000BA	0000	DCW	0x0000
0x000000BC	0455	DCW	0x0455
0x000000BE	0000	DCW	0x0000

- PORTD ISR is IRQ #31 (0x1F), so vector to handler begins at 0x40+4\*0x1F = 0xBC
- Why is the vector odd? 0x0000\_0455
- LSB of address indicates that handler uses Thumb code

# **Upon Entry to Handler**




## 5. Load LR With EXC\_RETURN Code

EXC_RETUR N	Return Mode	Return Stack	Description
0xFFFF_FFFI	0 (Handler)	0 (MSP)	Return to exception handler
0×FFFF_FFF9	I (Thread)	0 (MSP)	Return to thread with MSP
0xFFFF_FFFD	I (Thread)	I (PSP)	Return to thread with PSP

- EXC\_RETURN value generated by CPU to provide information on how to return
  - Which SP to restore registers from? MSP (0) or PSP (1)
    - Previous value of SPSEL
  - Which mode to return to? Handler (0) or Thread (1)
    - Another exception handler may have been running when this exception was requested


Updated LR With EXC\_RETURN Code




## 6. Start Executing Exception Handler

- Exception handler starts running, unless preempted by a higher-priority exception
- Exception handler may save additional registers on stack
  - E.g. if handler may call a subroutine, LR and R4 must be saved

Example: Handler Instructions May Save More Context



SP reduced since registers were pushed onto stack



## Continue Executing Exception Handler

```
Disassembly
      23: void PORTD IRQHandler(void)
 0x00000454 B510
                        PUSH
                                  {r4,1r}
                   DEBUG PORT->PSOR = MASK(DBG ISR POS);
      24:
     25:
                   // clear pending interrupts
⇒0x00000456 2001
                        MOVS
                                  r0,#0x01
 0x00000458 492E
                                  r1, [pc, #184] ; @0x00000514
 0x0000045A 3980
                                  r1, r1, #0x80
 0x0000045C 6048
                                  r0, [r1, #0x04]
                   NVIC ClearPendingIRQ(PORTD IRQn);
     26:
 0x0000045E 201F
                                  r0, #0x1F
 0x00000460 F000F813 BL.W
                                  NVIC ClearPendingIRQ (0x0000048A)
                   if ((PORTD->ISFR & MASK(SW POS))) {
     27:
                                  r0, [pc, #164] ; @0x0000050C
 0x00000464 4829
 0x00000466 3080
                                  r0, r0, #0x80
                                  r0, [r0, #0x20]
 0x00000468 6A00
                                  r1,#0x40
 0x0000046A 2140
 0x0000046C 4208
                                  r0.r1
                                  0x00000476
 0x0000046E D002
                           done = 1;
     28:
     29:
      30:
                   // clear status flags
 0x00000470 2001
 0x00000472 492A
                        LDR
                                  r1, [pc, #168] ; @0x0000051C
   debug_signals.c switches.c
                                 main.c
                                                  ∓ ×
                                                            .... switches.h
        NVIC_SetPriority(PORTD_IRQn, 128); // 0, 64, 1: A
                                                           660
        NVIC ClearPendingIRQ(PORTD_IRQn);
  19
                                                           661
                                                                    \para
        NVIC EnableIRQ(PORTD IRQn);
                                                           662
  21
                                                           663
                                                                 STATIC
  22
                                                           664
23 = void PORTD_IRQHandler(void) {
                                                           665
                                                                  NVIC->I
       DEBUG PORT->PSOR = MASK(DBG_ISR_POS);
                                                           666
       // clear pending interrupts
                                                           667
        NVIC_ClearPendingIRQ(PORTD_IRQn);
                                                           668
                                                               -1/** \brie
        if ((PORTD->ISFR & MASK(SW POS))) {
                                                           669
  28
                                                           670
          done = 1:
                                                           671
  29
                                                                    The f
                                                           672
        // clear status flags
  31
        PORTD->ISFR = 0xffffffff;
                                                           673
                                                                    \note
                                                           674
        DEBUG_PORT->PCOR = MASK(DBG_ISR_POS);
  33
                                                           675
                                                                    \para
  34
                                                           676
                                                                    \para
```

Execute user code in handler

# DETAILS: EXITING AN EXCEPTION HANDLER

# **Exiting an Exception Handler**

- 1. Execute instruction triggering exception return processing
- 2. Select return stack, restore context from that stack
- 3. Resume execution of code at restored address

#### 1. Execute Instruction for Exception Return


- No "return from interrupt" instruction
- Use regular instruction instead
  - BX LR Branch to address in LR by loading PC with LR contents
  - POP ..., PC Pop address from stack into PC
- ... with a special value EXC\_RETURN loaded into the PC to trigger exception handling processing
  - BX LR used if EXC\_RETURN is still in LR
  - If EXC\_RETURN has been saved on stack, then use POP


```
switches.c
                                  main.c
                                                     ∓ ×
   debug_signals.c
        NVIC_SetPriority(PORTD_IRQn, 128); // 0, 64, 1: A
        NVIC_ClearPendingIRQ(PORTD_IRQn);
        NVIC EnableIRQ(PORTD IRQn);
  21
  22
● 23 — void PORTD IRQHandler(void) {
         DEBUG PORT->PSOR = MASK(DBG ISR POS);
        // clear pending interrupts
        NVIC_ClearPendingIRQ(PORTD_IRQn);
        if ((PORTD->ISFR & MASK(SW POS))) {
  28
           done = 1;
  30
         // clear status flags
  31
         PORTD->ISFR = 0xfffffffff;
         DEBUG PORT->PCOR = MASK(DBG ISR POS);
⇒33
```

```
Disassembly
      33: }
⇒0x00000488 BD10
                                   {r4,pc}
            NVIC - > ICPR[0] = (1 << ((uint32 t)(IF))
                                   r2,r0,#27
                         LSRS
                                   r2, r2, #27
                         MOVS
                                   r1, #0x01
 0x0000048E 2101
 0x00000490 4091
                         LSLS
                                   r1, r1, r2
                                   r2, [pc, #140] ;
 0x00000492 4A23
                         LDR
                                   r1, [r2, #0x00]
 0x00000494 6011
                         STR
```

## What Will Be Popped from Stack?

R4: 0x0000\_0462PC: 0xFFFF FFF9






## 2. Select Stack, Restore Context

Check EXC\_RETURN (bit 2) to determine from which SP to pop the context

EXC_RETURN	Return Stack	Description
0×FFFF_FFFI	0 (MSP)	Return to exception handler with MSP
0xFFFF_FFF9	0 (MSP)	Return to thread with MSP
0xFFFF_FFFD	I (PSP)	Return to thread with PSP


Pop the registers from that stack



# Example


PC=0xFFFF\_FFF9, so return to thread mode with main stack pointer

Pop exception stack frame from stack back into registers



#### Resume Executing Previous Main Thread Code

- Exception handling registers have been restored
  - R0, R1, R2, R3, R12, LR, PC, xPSR
- SP is back to previous value
- Back in thread mode
- Next instruction to execute is at 0x0000 0352



## **NC STATE** UNIVERSITY

# PROGRAM DESIGN WITH INTERRUPTS

#### **NC STATE** UNIVERSITY

# Program Design with Interrupts

- How much work to do in ISR?
- Should ISRs re-enable interrupts?
- How to communicate between ISR and other threads?
  - Data buffering
  - Data integrity and race conditions

## How Much Work Is Done in ISR?

- Trade-off: Faster response for ISR code will delay completion of other code
- In system with multiple ISRs with short deadlines, perform critical work in ISR and buffer partial results for later processing

# SHARING DATA SAFELY BETWEEN ISRS AND OTHER THREADS

#### Overview

- Volatile data can be updated outside of the program's immediate control
- Non-atomic shared data can be interrupted partway through read or write, is vulnerable to race conditions

## Volatile Data

- Compilers assume that variables in memory do not change spontaneously, and optimize based on that belief
  - Don't reload a variable from memory if current function hasn't changed it
  - Read variable from memory into register (faster access)
  - Write back to memory at end of the procedure, or before a procedure call, or when compiler runs out of free registers

#### This optimization can fail

- Example: reading from input port, polling for key press
  - while (SW\_0); will read from SW\_0 once and reuse that value
  - Will generate an infinite loop triggered by SW\_0 being true

#### Variables for which it fails

- Memory-mapped peripheral register register changes on its own
- Global variables modified by an ISR ISR changes the variable
- Global variables in a multithreaded application another thread or ISR changes the variable

### The Volatile Directive

- Need to tell compiler which variables may change outside of its control
  - Use volatile keyword to force compiler to reload these vars from memory for each use
     volatile unsigned int num\_ints;
  - Pointer to a volatile int

```
volatile int * var; // or
int volatile * var;
```

- Now each C source read of a variable (e.g. status register) will result in an assembly language LDR instruction
- Good explanation in Nigel Jones' "Volatile," Embedded Systems Programming July 2001

#### Non-Atomic Shared Data

- Want to keep track of current time and date
- Use 1 Hz interrupt from timer
- System
  - TimerVal structure tracks time and days since some reference event
  - TimerVal's fields are updated by periodic 1
     Hz timer ISR

```
void GetDateTime(DateTimeType * DT) {
  DT->day = TimerVal.day;
  DT->hour = TimerVal.hour;
  DT->minute = TimerVal.minute;
  DT->second = TimerVal.second;
}
```

```
void DateTimeISR(void) {
  TimerVal.second++;
  if (TimerVal.second > 59) {
    TimerVal.second = 0;
    TimerVal.minute++;
  if (TimerVal.minute > 59) {
      TimerVal.minute = 0;
      TimerVal.hour++;
      if (TimerVal.hour > 23) {
          TimerVal.hour = 0;
          TimerVal.day++;
          ... etc.
      }
}
```

# Example: Checking the Time

#### Problem

 An interrupt at the wrong time will lead to halfupdated data in DT

#### Failure Case

- TimerVal is {10, 23, 59, 59} (10<sup>th</sup> day, 23:59:59)
- Task code calls GetDateTime(), which starts copying the TimerVal fields to DT: day = 10, hour = 23
- A timer interrupt occurs, which updates TimerVal to {11, 0, 0, 0}
- GetDateTime() resumes executing, copying the remaining TimerVal fields to DT: minute = 0, second = 0
- DT now has a time stamp of {10, 23, 0, 0}.
- The system thinks time just jumped backwards one hour!

- Fundamental problem "race condition"
  - Preemption enables ISR to interrupt other code and possibly overwrite data
  - Must ensure atomic (indivisible) access to the object
    - Native atomic object size depends on processor's instruction set and word size.
    - Is 32 bits for ARM

# **Examining the Problem More Closely**

- Must protect any data object which both
  - (1) requires multiple instructions to read or write (non-atomic access), and
  - (2) is potentially written by an ISR
- How many tasks/ISRs can write to the data object?
  - One? Then we have one-way communication
    - Must ensure the data isn't overwritten partway through being read
    - Writer and reader don't interrupt each other
  - More than one?
    - Must ensure the data isn't overwritten partway through being read
    - Writer and reader don't interrupt each other
    - Must ensure the data isn't overwritten partway through being written
    - Writers don't interrupt each other

#### **Definitions**

- Race condition: Anomalous behavior due to unexpected critical dependence on the relative timing of events. Result of example code depends on the *relative timing* of the read and write operations.
- Critical section: A section of code which creates a possible race condition. The code section can only be executed by one process at a time. Some synchronization mechanism is required at the entry and exit of the critical section to ensure exclusive use.

# Solution: Briefly Disable Preemption

- Prevent preemption within critical section
- If an ISR can write to the shared data object, need to disable interrupts
  - save current interrupt masking state in m
  - disable interrupts
- Restore *previous state* afterwards (interrupts may have already been disabled for another reason)
- Use CMSIS-CORE to save, control and restore interrupt masking state
- Avoid disabling preemption if possible
  - Disabling interrupts delays response to all other processing requests
  - Make this time as short as possible (e.g. a few instructions)

```
void GetDateTime(DateTimeType *
DT) {
 uint32 t m;
 m = get PRIMASK();
 disable irq();
 DT->day = TimerVal.day;
 DT->hour = TimerVal.hour;
 DT->minute = TimerVal.minute;
 DT->second = TimerVal.second;
   set PRIMASK(m);
```

# **Summary for Sharing Data**

- In thread/ISR diagram, identify shared data
- Determine which shared data is too large to be handled atomically by default
  - This needs to be protected from preemption (e.g. disable interrupt(s), use an RTOS synchronization mechanism)
- Declare (and initialize) shared variables as volatile in main file (or globals.c)
  - volatile int my\_shared\_var=0;
- Update extern.h to make these variables available to functions in other files
  - volatile extern int my\_shared\_var;

- #include "extern.h" in every file which uses these shared variables
- When using long (non-atomic) shared data, save, disable and restore interrupt masking status
  - CMSIS-CORE interface: \_\_\_disable\_irq(), \_\_get\_PRIMASK(), \_\_set\_PRIMASK()