

Extracting Architectures from an Implementation (v1.1)

A.G.Dean
ECE 460/560
Embedded System Architectures

Overview

■ Why?

- Build road-maps of system to help debugging
 - Agans' Rule #1: **Understand the System**
 - Agans' Rule #4: **Divide and Conquer**

■ How?

- Extract ...
 - Hardware aspects
 - Software aspects
- Put them together

Extracting Architecture from an Implementation


■ Hardware

- Identify hardware input and output signals
 - Type: analog, digital, PWM, etc.
- Identify which peripherals are used and how (use MCU manual)
 - Which input or output signals are used
 - How is peripheral used?
 - How is peripheral triggered? (HW signal or SW write?)
 - Does the peripheral generate interrupts or control signals for other peripherals?

■ Software


- Is there an explicit kernel/scheduler?
- Identify threads and handlers (vectors in startup.s)
 - How are they triggered to execute?
 - What data is transferred one-way? (writer doesn't read the data). Where and how?
 - What data is shared two-way? (e.g. read/modify/write) Where and how?
- Code structures for key threads and functions
 - Determine each thread's/handler's call graph
 - Determine each function's control flow graph (flow chart)

Reminder: Flashing Constant Current LED Driver




Hardware Aspects

- Identify system hardware input, outputs
 - Signal type (analog, digital, PWM, etc.)
 - Peripherals connected to those signals
- Examine peripheral use (cf. MCU manual)
 - What does peripheral do?
- Examine inputs and outputs
 - Data
 - Control
 - In: How is peripheral triggered?
 - HW signal, SW write or free-running (asynchronous)?
 - Out: What does the peripheral trigger?
 - Does the peripheral generate interrupts or trigger signals for other peripherals?




		Data	Control
Inputs	HW		
	SW		
Outputs	HW		
	SW		

Hardware/Software Interactions




Periodic Interrupt Timer




- Generates periodic interrupts using a 32-bit counter
- Load start value (32-bit) from LDVAL
- Counter decrements with each clock pulse
 - Fixed clock source for PIT - Bus Clock from Multipurpose Clock Generator - e.g. 24 MHz
- When timer value (CVAL) reaches zero
 - Generates interrupt
 - Reloads timer with start value

Periodic Interrupt Timer



Example: Periodic Interrupt Timer

- After initialization, timer's counter counts down
- When reaching zero (end of cycle),
 - Generates interrupt request
 - Reloads counter
- Resumes counting down



		Data	Control
Inputs	HW		
	SW		
Outputs	HW		Timer overflow signal (periodic)
	SW		

Example: Digital to Analog Converter

- Software writes code for DAC voltage to DAC data register
- DAC generates analog voltage based on data input

*SW Data In:
Code for $I_{Setpoint}$*




*HW Data Out:
Analog voltage
representing $I_{Setpoint}$*

		Data	Control
Inputs	HW		
	SW	Code for $I_{Setpoint}$	
Outputs	HW	Analog voltage representing $I_{Setpoint}$	
	SW		

Example: Timer/PWM Module


- After initialization, timer runs independently of software
 - Generates PWM signal based on compare register and counter value
 - Generates HW control signal at end of cycle (e.g. overflow or underflow)
- To update desired pulse width, software writes value to compare register



		Data	Control
Inputs	HW		
	SW	Pulse width value	
Outputs	HW	PWM signal	Timer overflow signal (periodic)
	SW		


Example: Analog to Digital Converter

- Timer's HW control signal at end of cycle triggers ADC to start conversion
- ADC converts input (analog voltage representing LED current) to digital value
- ADC generates interrupt request when conversion is done
- ADC IRQ Handler (ISR) reads data from ADC



		Data	Control
Inputs	HW	Analog voltage representing current through LED	Timer overflow signal (periodic)
	SW		
Outputs	HW		ADC interrupt request
	SW	Digital code representing current through LED	

Hardware/Software Interactions



```

void delay (uint32_t dly) {
    volatile uint32_t t;

    for (t=tdly/10000; t>0; t--)
    ;
}

void ShortDelay (uint32_t dly) {
    volatile uint32_t t;

    for (t=tdly; t>0; t--)
    ;
}

// =====
// AGN University Program Copyright © AGN Ltd
// 2013=====
//=====
//=====
//=====
#include "gpio_defs.h"
#include "debug.h"
#include "timers.h"
#include "delay.h"
#include "LEDS.h"
#include "HBLed.h"
#include "FX.h"

volatile int g_enable_control=1;
volatile int g_pwm_cycle=0;

volatile int measured_current;
volatile uint16_t g_pwm_cycle_max; // global to give debugger access
volatile int error;
enum {QueueMode=Random, Incremental, Proportional, PID, PID_FX};
control_mode=DEF_CONTROL_MODE;

int32_t pGain = P_GAIN_B; // proportional gain numerator scaled by 2^8
volatile int g_enable_flash=1;

typedef struct {
    float dState; // Last position input
    float iState; // Integrator state
    float Max; iMin; // Maximum and minimum allowable integrator state
    float iGain; // Integral gain
    pGain; // proportional gain
    dGain; // derivative gain
} SpId;

typedef struct {
    FX16_16 input; // Last position input
    FX16_16 iState; // Integrator state
    FX16_16 iMax; iMin; // Maximum and minimum allowable integrator state
    FX16_16 iGain; // Integral gain
    pGain; // proportional gain
    dGain; // derivative gain
} SpIdFX;

SpId plantPID = {0, // dState
0, // iState
LM_DUTY_CYCLE, // iMax
-LM_DUTY_CYCLE, // iMin
C_GAIN_FL, // iGain
P_GAIN_FL, // pGain
D_GAIN_FL, // dGain
};

SpIdFX plantPID_FX = {FL_TO_FX(0), // dState
FL_TO_FX(0), // iState
FL_TO_FX(LM_DUTY_CYCLE), // iMax
FL_TO_FX(-LM_DUTY_CYCLE), // iMin
C_GAIN_FL, // iGain
P_GAIN_FL, // pGain
D_GAIN_FL, // dGain
};

float UpdatePID(SpId * pid, float error, float position){
    float pTerm, dTerm, iTerm;

    // calculate the proportional term
    pTerm = pid->pGain * error;

    // calculate the integral state with appropriate limiting
    pid->iState = error;
    if (pid->iState > pid->iMax)
        pid->iState = pid->iMax;
    else if (pid->iState < pid->iMin)
        pid->iState = pid->iMin;
    pid->iState = pid->iState;

    iTerm = pid->iGain * pid->iState; // calculate the integral term
    dTerm = pid->dGain * (position - pid->dState);
    pid->dState = position;

    return pTerm + iTerm + dTerm;
}

FX16_16 UpdatePID_FX(SpIdFX * pid, FX16_16 error_FX, FX16_16 position_FX){
    FX16_16 pTerm, dTerm, iTerm;

    // calculate the proportional term
    pTerm = Multiplier_FX(pid->pGain, error_FX);
    iTerm = Multiplier_FX(pid->iGain, error_FX);
    dTerm = Multiplier_FX(pid->dGain, error_FX);
    pid->dState = position_FX;

    return pTerm + iTerm + dTerm;
}

```

[illegible][illegible]

Software Aspects - Overview

- Threads and handlers
 - Which parts of the program can be running concurrently?
 - How are threads and handlers triggered?
 - How do threads and handlers interact with each other?
- Code structures within key threads and functions
 - Which functions can each thread call?
 - What is the possible flow of control within each function?


Thread Concepts

- **Threads: Parts of the program which can be running concurrently**
 - Execution sequence of thread A and thread B is independent
 - Can interleave execution sequence arbitrarily as long as A goes in order and B goes in order
 - Sometimes we will add constraints
 - Each thread has a “next instruction” to execute
 - Thread = “Execution context”
 - Each thread has its own program counter and function call stack so threads can proceed independently
- **Threads vs. subroutine calls vs. ISRs**
 - Subroutine calls (and software interrupts) are triggered by a specific instruction, are synchronous (synchronized) with program execution
 - Caller function always blocks (pauses) until callee or ISR finishes and relinquishes CPU control.
 - ISR is triggered by hardware event, is asynchronous (not synchronized) with program execution

Software Aspects

- Threading
 - Is the system single-threaded (main + ISRs)?
 - Is the system multi-threaded? Need an explicit scheduler (in kernel)
 - Look in main for call for **osKernelStart**
- Identify threads and handlers
 - Threads created by calls to **osThreadNew**
 - Handler vectors identified in `startup_MKL25Z4.s`
- How are threads triggered to execute?
 - Hardware?
 - Other threads?
 - Kernel's scheduler (e.g. time-based)?
- What data is transferred...
 - One-way? Writer doesn't read the data, reader doesn't write the data.
 - Two-way? Thread reads data into register, modifies it, writes it back to memory.

Looking into the Software Boxes




Structures Representing Code


Source Code (.c)

```
f1() {  
    f2();  
    f3();  
}  
  
f2() {  
    ...  
}  
f3() {  
    ...  
}  
  
f4() {  
    ...  
}  
f5() {  
    ...  
}  
  
main() {  
    f1();  
    f4();  
    f5();  
}
```


Function Call Graph of One Thread



Control Flow Graph of One Function's Code




Function Call Graph



- Directed graph which shows function call relationships
 - Edges connect caller function (at tail of edge) to callee function (at head)
- Types
 - Static – show all possible function calls
 - Dynamic – shows which function calls actually occurred during a particular program run

Identifying Shared Data



Definitions





- Resource: program variable, hardware peripheral, ...
- Used: read, written or both
- Execution context: separate flow of program control with own program counter.
 - Main thread: main() function and every subroutine it calls (recursive: and every subroutine which *those* call)
 - Additional threads possible if scheduler supports them
 - Exception handlers, including ISRs

A resource is shared if it **may be used by multiple execution contexts**

- thread and thread
- thread and handler
- handler and handler
- “Slice and dice” the program
 - How deep is subroutine call nesting? Horizontal slices
 - Which execution context? Vertical slices
- Only variables potentially accessed by multiple execution context are shared**



Flowcharts and Control Flow Graphs

- Both show possible paths of execution (“control flow”) within a program or function
 - <https://en.wikipedia.org/wiki/Flowchart>
- Control flow graph is more detailed, has ...
 - Basic blocks of machine instructions
 - Directed control flow edges
- We’ll cover CFGs in ECE 461/561



ANSI/ISO Shape	Name
	Flowline (Arrowhead) ^[15]
	Terminal ^[14]
	Process ^[15]
	Decision ^[15]
	Input/Output ^[15]
	Annotation ^[14] (Comment) ^[15]
	Predefined Process ^[14]
	On-page Connector ^[14]
	Off-page Connector ^[14]

Shape	Name
	Data File or Database
	Document
	Manual operation
	Manual input
	Preparation or Initialization

ANSI/ISO Symbol Descriptions


	Data File or Database	Data represented by a cylinder (disk drive).
	Document	Single documents represented a rectangle with a wavy base.
		Multiple documents represented stacked rectangle with a wavy base.
	Manual operation	Represented by a trapezoid with the longest parallel side at the top, to represent an operation or adjustment to process that can only be made manually.
	Manual input	Represented by quadrilateral, with the top irregularly sloping up from left to right, like the side view of a keyboard.
	Preparation or Initialization	Represented by an elongated hexagon, originally used for steps like setting a switch or initializing a routine.

- <https://en.wikipedia.org/wiki/Flowchart>

	Flowline (Arrowhead) ^[15]	Shows the process's order of operation. A line coming from one symbol and pointing at another. ^[14] Arrowheads are added if the flow is not the standard top-to-bottom, left-to right. ^[15]
	Terminal ^[14]	Indicates the beginning and ending of a program or sub-process. Represented as a stadium, ^[14] oval or rounded (fillet) rectangle. They usually contain the word "Start" or "End", or another phrase signaling the start or end of a process, such as "submit inquiry" or "receive product".
	Process ^[15]	Represents a set of operations that changes value, form, or location of data. Represented as a rectangle. ^[15]
	Decision ^[15]	Shows a conditional operation that determines which one of the two paths the program will take. ^[14] The operation is commonly a yes/no question or true/false test. Represented as a diamond (rhombus). ^[15]
	Input/Output ^[15]	Indicates the process of inputting and outputting data, ^[15] as in entering data or displaying results. Represented as a rhomboid. ^[14]
	Annotation ^[14] (Comment) ^[15]	Indicating additional information about a step in the program. Represented as an open rectangle with a dashed or solid line connecting it to the corresponding symbol in the flowchart. ^[15]
	Predefined Process ^[14]	Shows named process which is defined elsewhere. Represented as a rectangle with double-struck vertical edges. ^[14]
	On-page Connector ^[14]	Pairs of labeled connectors replace long or confusing lines on a flowchart page. Represented by a small circle with a letter inside. ^{[14][18]}
	Off-page Connector ^[14]	A labeled connector for use when the target is on another page. Represented as a home plate-shaped pentagon. ^{[14][18]}


Control Flow: If/Else

```
if (x){  
    y++;  
} else {  
    y--;  
}
```




Control Flow: Switch

```
switch (x) {  
  case 1:  
    y += 3;  
    break;  
  case 31:  
    y -= 5;  
    break;  
  default:  
    y--;  
    break;  
}
```




Iteration: While

```
while (x<10) {  
    x = x + 1;  
}
```



Iteration: For

```
for (i = 0; i < 10; i++){  
    x += i;  
}
```



Iteration: Do/While

```
do {  
    x += 2;  
} while (x < 20);
```

