



# APPLICATION DESIGN PROCESS USING PLATFORM 1 (RTC SCHEDULER WITH INTERRUPTS)

V3  
9/18/2025

# Where are we in the class?



# Extended Topic Map: Class 09



## **EXAMPLE APPLICATIONS: FIRST VERSIONS WITH RTC SCHEDULER AND INTERRUPTS**

# Applications: Functionality First, then Performance


|                         |              |                                       | Blinky Control Panel    | Quad. Dec. w/Z Limit Switch | Waveform Generator      | LCD Controller    | Touch screen   | Scope                                           | Serial Comms.                               | I <sup>2</sup> C Comms.                                          | μSD via SPI Comms.                    | SMPS Controller            |
|-------------------------|--------------|---------------------------------------|-------------------------|-----------------------------|-------------------------|-------------------|----------------|-------------------------------------------------|---------------------------------------------|------------------------------------------------------------------|---------------------------------------|----------------------------|
| Providing Functionality | Interfacing  | Simple Digital                        | In, Out                 | In                          |                         |                   | Out            |                                                 |                                             |                                                                  |                                       | PWM Out                    |
|                         |              | Complex Digital                       | PWM                     |                             |                         | Bus Out           |                |                                                 | In, Out                                     | In, Out                                                          | In, Out                               |                            |
|                         |              | Analog                                | ADC In, CMP In, DAC Out |                             | Out                     |                   | ADC In         | ADC In, Cmp In                                  |                                             |                                                                  |                                       | ADC In with Sync. Sampling |
|                         | Async        | # Processes for async. exec.          | 4                       | 1,2                         | 1,2                     | 0                 | 0, 1           | 1,2                                             | 2                                           | 1                                                                | 2                                     | 1                          |
|                         | Sync and ... | Sync and Do: Coarse Triggering        |                         | Digital Edge Detection      | Periodic Output Updates |                   |                | Ana. Edge Det., Periodic In. Smpg., Buffer mgt. | Tx Rdy, Rx Done events. Producer & Consumer | Data Producers & Consumers. I2C Device read response.            | Tx Rdy, Rx Done events. Prod. & Cons. | ADC In with Sync. Sampling |
|                         |              | Internal, Fine Grain Block/Sched/Trig | ADC conv. time          |                             |                         |                   | ADC conv. time |                                                 |                                             | I2C message internal events & timing reqts. for conditions, data |                                       |                            |
|                         |              | Sync and Don't: Sharing & Races       |                         |                             |                         |                   |                | LCD Ctlr Sharing, Data buffer mgt.              | Tx, Rx byte queues                          | Tx, Rx Msgs                                                      | Tx, Rx byte queues                    |                            |
|                         | IPC          | Inter-Process Comm.                   |                         | Shared Position Variable    |                         |                   |                | Data buffer                                     |                                             |                                                                  |                                       |                            |
| Meeting Perf. Reqts.    |              | Timing Stability                      | 1                       |                             | 1                       |                   |                | 2                                               |                                             |                                                                  |                                       | 1                          |
|                         |              | Responsiveness                        | 1                       |                             |                         |                   |                | 1                                               |                                             |                                                                  | 1                                     | 1                          |
|                         |              | Reducing SW Overhead                  |                         |                             | 2                       | 1- Perf. Optimiz. |                | 2                                               |                                             | 1 – series of timed I/O events per message. FSM vs. RTOS         |                                       | 2                          |
|                         |              | Tolerating Timing Mismatches          |                         |                             | 2                       |                   |                | 2                                               | 2                                           |                                                                  | 2                                     |                            |

# Application Design Overview


- *Note: Provide **just enough detail**, but not too much. Later design stages and iteration will address details as needed.*
- Identify system's **inputs, outputs** and **processes**, and their key connections
- Identify key **hardware, software stages** in each process
  - Initially consider only peripheral's fundamental features (examine enhancements later as needed)
- Analyze processes for **synchronization** and **communication** driven by **I/O requirements**
  - May be **event-triggered** or **time-triggered**
  - What triggers/releases/allows process (e.g. thread's work code) to start execution: **event** or **time**?
    - Do A once for every time E1 happens
    - Do B every 100 ms
  - Is there any **internal** synchronization (*wait until*)? Again, may be triggered by event or time
    - Do X, wait at least 3.2 ms but no more than 3.8 ms, do Y, Wait for event E, do Z.
- Analyze **process interactions** for **sync.** and **comm.**
  - Identify **explicit** sync. and comm. **between** processes
    - Triggering, shared data and resources (one-way data flows, other data flows)
  - Identify **implicit sync.** required by any **communication**
    - Notification of new data? Buffer old data? How much? how to manage buffer? How to handle overrun condition?
- Define **architecture** (high-level design)
  - Select how to implement most critical/difficult processing chain steps and interactions
  - Draw from toolbox of methods
    - Hardware: peripherals, DMA, programmable logic
    - Software: Program structure, algorithms
    - Both: Interrupts, task scheduler, support features from OS
- Continue with detailed design and implementation
  - Functionality first, then performance
  - Iterate design to improve performance

# Identify I/O Signals & Devices, Processes, Major Connections

- Identify system's **input** and **output devices** and **signals** and **processes**, and their **key connections**
  - Note feedback from output (motor) to some inputs
  - Information for key signals
    - Name
    - Format: analog? digital? comm. protocol? bit width? ...
    - Does it have challenging timing or performance requirements?



# Identify Hardware and Software Stages




- Identify key **hardware** and **software stages** in each process
  - Add hardware peripherals known to be needed
    - Conversion from/to analog
    - Generating or processing complex signals
  - Initially consider only peripheral's fundamental features (later will examine enhancements as needed)



# Examine Sync. Requirements from Inputs and Outputs

Tough to do with general-purpose computers – need hardware processes and good sync/comm support

- Analysis may identify challenges early, steer design
  - Use interrupts, HW peripheral features, etc? Covered soon in **Define Architecture** stage.
- Synchronization events (triggers) may be based on **time** or **events**
  - Can convert event trigger to time trigger if sampled often enough.
  - Frequency depends on minimum event duration (pulse width) and maximum detection latency allowed
- Synchronization: What **allows** scheduler to run process (e.g. code to do work): **Event** or **time**?
- Start with shaft position sensing
  - Quadrature Decoder
  - Handle Zero Limit Switch
- Consequences of timing errors?



| Process       | Urgency | Synchronization |                                      |
|---------------|---------|-----------------|--------------------------------------|
|               |         | Trigger         | Processing                           |
| QDecPosUpdate | High    | Event: A ↑      | Read Z, B. Inc/Dec/Zero pos variable |
| ZLimPosUpdate | High    | Event: Z ↑      | Zero pos variable                    |

# Examine Sync. Requirements from Inputs and Outputs

- What triggers **GetTargetPosition**?

- Time-triggered, periodic: run at least at 10 Hz to make it responsive for operator (every 100 ms)


- GetTargetPosition** must trigger A/D conversion

- ADC is shared with other processes
- Two kinds of ADC: **very slow** (vs. CPU), or **expensive** (as fast as CPU)
- Our ADC's 3  $\mu$ s conversion takes multiple CPU clock cycles (144 CPU clock cycles in our 48 MHz MCU)

- More synchronization: code needs to **wait** for end of A/D conversion. How?

- Blindly wait in a loop for a fixed amount of time?
- ADC provides "conversion complete" flag (COCO). Loop code can poll COCO, repeat (blocking rest of this code) until done.
  - $144 \ll 48,000,000$  per second. Many applications can tolerate this waste.
- COCO flag can request interrupt, trigger ISR
  - Put rest of work from that process in the ISR? Now need to support **even more** synchronization and communication.


| Process           | Urgency | Primary Synchronization |                      | Additional Synchronization |                                            |
|-------------------|---------|-------------------------|----------------------|----------------------------|--------------------------------------------|
|                   |         | Trigger                 | Processing           | Trigger                    | Processing                                 |
| GetTargetPosition | Low     | Time, periodic (100 ms) | Start ADC Conversion | Event: Conversion Complete | Read result, scale, update target_position |



# Examine Sync. Requirements from Inputs and Outputs

- Use PWM Motor On (MOn) signal: pulse-width modulated
  - Motor runs more smoothly.
    - Switches between accelerating, coasting each period.
    - Make period short compared with inertial time constant for motor
  - Power electronics now are simple, low-cost, efficient
  - Doesn't generate big bursts of electromagnetic noise
- What triggers GeneratePWM?
  - Time-triggered. Needs to run periodically (e.g. every 1 ms) to set MOn to 1
- Is there any more sync. within the process?
  - Yes. Time-triggered, one-shot delay to clear MO to 0 after on\_time delay (e.g. 0 to 1 ms)
- Consequences of timing errors?
- Feasibility?
  - Possible to implement in software but not scalable: limited timing precision and processor sharing
  - Most MCUs include timer peripherals which can generate PWM output signals, since useful across so many applications

| Process      | Urgency | Primary Synchronization |                       | Additional Synchronization(s) |                |
|--------------|---------|-------------------------|-----------------------|-------------------------------|----------------|
|              |         | Trigger                 | Processing            | Trigger                       | Processing     |
| Generate PWM | High    | Periodic: 1 ms          | Raise MOn signal to 1 | Time Delay: on_time           | Lower MOn to 0 |



# Examine Sync. Requirements from Inputs and Outputs

```
ControlMotor() {
    error = target_pos - pos
    effort = calculated of error
    on_time = absval(effort) * period
    MDir = sign of effort
}
```



| Process       | Urgency  | Synchronization                             |                                                                                |
|---------------|----------|---------------------------------------------|--------------------------------------------------------------------------------|
|               |          | Trigger                                     | Processing                                                                     |
| Control Motor | Moderate | Periodic: 1 kHz?<br>Simplify Control Theory | Measure position error, calculate new motor effort and direction. Update MDir. |

## What triggers ControlMotor?


- Run periodically to simplify design and stability/response analysis of controller
  - Alternative: Whenever new data is received
- How often? Every 1 ms?
  - Does it make sense to run faster than PWM frequency? Usually not, since PWM on\_time usually updated once per period
  - How slow can we go?

## Consequences of timing errors?

- Control loop stability



# Sync. and Comm. from Key Interactions between Processes




- Identify and describe **synchronization** and **communication** between processes
  - Additional triggering, shared data and resources (one-way data flows, other data flows, ...)
- Identify implicit **sync.** required within the **communication**.
  - Notification of new data? Handle over-run how? Buffer old data? How much? How to manage buffer? etc.

↓  
Tolerating Process  
timing mismatches




# Define Architecture (High-Level Design)

- We have a high-level plan for **what to do**



- Next, refine that plan to decide **how to do it**
  - Decide **how** key stages in key processing chains will be performed
  - Pick from toolbox of methods
    - Hardware, software, scheduler, OS, and combinations
  - Note that a stage in the processing chain may contain **another** processing chain



## Example Applications and Subsystems

- Blinky Control Panel
- Quadrature Decoder w/Limit Switch
- Waveform Generator
- LCD Controller
- Touch screen
- Scope
- Communications
  - Basic: Serial Comms., SPI
  - Higher protocol layers: I<sup>2</sup>C, Secure Digital via SPI
- SMPS Controller